无锡招聘

Major Responsibilities

• CAD tools installation, support and maintenance.
• Installation and maintenance of PDKs
• Direct working with design and layout engineers to solve problems
• Direct interfacing to foundry and tools suppliers
• Involvement in design methodologies
• Evaluation and testing of new tools and practices

Qualifications & Skills

• Minimum of Bachelor’s Degree in Electronic Engineering or related discipline + 2 years relevant experience.
• Experience in low voltage submicron CMOS technologies
• Experience in Cadence DFII and SKILL programming
• Experience with CAD tools for mixed-signal design, ideally Cadence custom IC design tools (i.e. Analogue and Mixed-signal environments, Ocean, VerilogA, Spectre, Schematic editor, Virtuoso layout)
• Basic Linux knowledge (install servers, basic NFS, permissions, shell environment)
• Linux shell scripting (bash/csh and perl)
• Knowledge of version control and data management systems
• Knowledge of PDKs installation and setup for analogue and digital flows.
• Knowledge of physical verification tools and flows (Calibre, Assura)
• Familiarity with installation and setup of CAD software (Cadence, Synopsys)
• Knowledge of Pcell and library generation
• Knowledge of importing and exporting netlists (i.e. cdl, SPICE etc.) and stream files
• Problem solving skills and attention to detail
• Good team working, communication and interpersonal skills

无锡中微亿芯有限公司成立于2013年12月，是世界五百强中国电子科技集团有限公司重点打造的专业化FPGA公司，总部位于风景秀丽的无锡太湖之滨，在厦门、上海、北京、武汉、成都、西安等多地建立了研发中心。亿芯拥有国际化一流的设计团队，重点瞄准16nm-7nm先进工艺，坚持以自主创新为引领，致力于为客户提供安全可靠的高性能可编程系统及方案，重点打造FPGA、AI、SoC等高性能处理器芯片和基于3D技术的微系统和Chiplet产品。主要产品广泛应用于通信、大数据、人工智能、医疗、电力及多媒体等信息技术领域。
公司目前拥有长期从事FPGA研究的博士、硕士、学士组成的技术团队250余人，其中硕士以上学历人数占总人数70%以上，团队平均年龄在31岁，老中青相结合、层次组织结构清晰，团队涵盖架构设计、代码设计、芯片验证、后端设计、电路设计、软件开发、芯片测试及应用设计等。
    公司秉承“以人为本，尊重知识”的人才理念，倡导“快乐工作、幸福生活”，为员工提供优良的科研环境、具有竞争力的薪资福利、丰富的协会活动以及完善的培训体系。公司与员工共同成长，建设完善的职业发展通道，搭建员工展示才华的舞台。
    福利待遇：优厚薪资、六险二金、商业保险、交通补贴、餐费补贴、带薪年假、带薪病假、节假日礼品、员工生日礼品、年度体检、健身房、羽乒馆、咖啡吧。