上海招聘

职位描述：
工作内容:
1、Verification of Block level or SoC level design using random methodologies Test Planning, Implementation and Execution；
2、Develop System Verilog (UVM) random sequences and methods；
3、Maintain and Interface with existing random generators, models Integration of random modules to various testbenches；
4、Executing verification through directed and random tests for its functionality and interface protocols and tracking bug reports；
5、Creation of the needed test libraries, simulation models. Debugging regression failures and identify the cause.

职位要求:
1、Strong documentation and communication skills；
2、Complex IP/ SOC Design Verification, direct experience in IP/SOC ；
3、Good knowledge of SystemVerilog and UVM；
4、Good knowledge of Verilog/C/C++/System C is a plus. 举报 分享

我们是一家生气勃勃的电子和软件类创业公司，已经获得两轮VC投资，地处张江金科路地铁口。产品技术领先、行业知名度高，目前公司正处于快速扩张过程当中，发展机会好、工作氛围自由，欢迎加入我们的实力团队。